Design and implementation of CMOS LVDS 2.5 Gb/s transmitter and 1.3 Gb/s receiver for optical interconnections
نویسندگان
چکیده
Design and implementation of a 2.5Gb/s CMOS transmitter and a 1.3Gb/s receiver for optical interconnections are presented. The transmitter accepts LVDS signals and converts it into optical signals. The receiver receives the optical signals and recovers it to LVDS signals. They are designed and implemented in standard 0.25um CMOS process using 1-poly and 5-metal layers. The 850nm VCSEL is assumed as a light source. Maximum transmit data rate of 2.5Gb/s and receive data rate of 1.3Gb/s are obtained over a wide range of common mode operation. At supply voltage of 2.5V, the transmitter and receiver consume less than 50mW and 51mW of power, respectively.
منابع مشابه
LVDS I/O Interface for Gb/s-per-Pin Operation in 0.35- m CMOS
This paper presents the design and the implementation of input/output (I/O) interface circuits for Gb/s-per-pin operation, fully compatible with low-voltage differential signaling (LVDS) standard. Due to the differential transmission technique and the low voltage swing, LVDS allows high transmission speeds and low power consumption at the same time. In the proposed transmitter, the required tol...
متن کاملA 0.8- m CMOS 2.5 Gb/s Oversampling Receiver and Transmitter for Serial Links
A receiver targeting OC-48 (2.488 Gb/s) serial data link has been designed and integrated in a 0.8m CMOS process. An experimental receiving front-end circuit demonstrates the viability of using multiple phased clocks to overcome the intrinsic gate-speed limitations in the demultiplexing (receiving) and multiplexing (transmitting) of serial data. To perform clock recovery, data is 3 oversampled ...
متن کاملA 0.8-pm CMOS 2.5 Gb/s Oversampling Receiver and Transmitter for Serial Links
A receiver targeting OC-48 (2.488 Gbk) serial data link has been designed and integrated in a O.8-pm CMOS process. An experimental receiving front-end circuit demonstrates the viability of using multiple phased clocks to overcome the intrinsic gate-speed limitations in the demultiplexing (receiving) and multiplexing (transmitting) of serial data. To perform clock recovery, data is 3x oversample...
متن کاملTransmitter and Receiver Circuits for Serial Data Transmission over Lossy Copper Channels for 10 Gb/s in 0.13 μm CMOS
This paper presents a transmitter and receiver for high speed serial data links including pre-distortion and equalization circuits. The circuits allow data transmission over lossy copper channels up to 10 Gb/s and beyond. The transmitter uses a three tap FIR-filter for pre-distortion. A full rate FIR design allows a low latency and provides a smooth filter characteristic. An analog equalizer in...
متن کامل640-Gb/s High-Speed ATM Switching System Based on 0.25- m CMOS, MCM-C, and Optical WDM Interconnection
A 640-Gb/s high-speed ATM switching system that is based on the technologies of advanced MCM-C, 0.25m CMOS, and optical wavelength-division-multiplexing (WDM) interconnection is fabricated for future broadband services. A 40-layer, 160 114 mm ceramic MCM forms the basic ATM switch module with 80-Gb/s throughput. It consists of an 8 advanced 0.25m CMOS LSIs and 32 I/O bipolar LSIs. The MCM has a...
متن کامل